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Summary 
Recently high-speed A/D converters are applied in increasingly more fields of data 
processing. On the one hand, it has been caused by the technological development and on the 
other hand. the digital method gives many new very convenient possibilities in signal processing. 
The high-speed (10 Mbit/sec) converters can be considered as the usual medium speed 
converters, in which improved devices are used, but there are many new solutions that use 
components becoming general in microwave techniques. The paper intends to survey the new 
trends in system elements and to examine some important circuit problems. 
Introduction 
The development of the communication and measurement has been 
exerting pressure on the circuit designers to increase the speed and accuracy of 
a-d converters in the last two decades. Designers have tried to fulfil the 
extreme expectation by different principles. In this way, accurate but slow, and 
fast but inaccurate converters have been developed. 
Eagerness of the system designers have disturbed that idyllic state, and 9 
bit resolution and 25 MHz word rate do not seem to be unusual nowadays. 
These expectations have been brought by the improvement of the digital 
techniques that is the 200 Mbit/s information can be processed effectively. 
Circuit designers can choose of several prim;iples and devices. The 
component makers can be classified in two groups whether they have leading 
monolythic technology or not, i.e. this classification determines the principle of 
the operation of converters. 
Converter with leading monolithic technology 
In this case the flash (parallel) converters are prevailing. The converter 
shown in Fig. 1, consists in n bit case 2" - 1 of comparators biasing with resistor 
chain, intermediate latch and decoder logic for the output code (binary or 
Gray). Using latches between the comparator array and the decoder logic is not 
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only an elegant resolution but inevitable as well, because the different 
propagation time of the decoding elements can cause serious troubles. To sense 
the order in 8 bit case need 255 comparators and a rather complicated decoder 
logic. This converter built up of SS I circuits could show noticeable volume and 
power consumption. Only the very large-scale integration can give solution. 
The best known bipolar monolithic converter is made by TRW (3). The other 
developing direction could be the CM OS (SOS) technology which results 8 bit, 
15 M wordls specifications. 
Converters without leading technology 
No one can risk its reputation with the proclaim that he uses 255 discrete 
comparators. Fifteen year old principles became revived and newly evaluated. 
M ulti-stage parallel (subranging) AID converters 
A two-stage converter ofj + k bit is illustrated in Fig. 2. The signal starting 
at the input reaches the sample holder and then a j bit parallel converter. 
Generally j means 3 or 4 bits. The result ofthe conversion is written into output 
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register and afterward is reconverted into analog form by aj bit D/A converter. 
This voltage is subtracted from the input voltage and the result is converted by 
the second stage. The result of this parallel (k bit) converter is also stored into 
the output register. In Fig. 3 the operation is illustrated in the voltage scale. 
The conversion speed can be increased by using sample holder at the 
input of the second stage. In this case the first stage can convert the new value, 
while the second is converting the old difference. 
As a matter of fact, that converter can be considered as a two stage 
converter which uses only the first stage, and feed-backing the analog difference 
the second part of the input value is produced (9). 
The typical performance in this category is of 9 bits resolution, 20 
Mword/s. 
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Cascade or serial converter 
The block diagram of a cascade converter is shown in Fig. 4 and its 
operation is illustrated in Fig. 5. This converter is built of uniform elements of 
each bit, connected serially. The transfer function of an element is: 
N output in Gray code 
Fiy. 4 
where Yj+ 1 and Vj are input voltages to the stage number i+l and i, 
respectively, and V R is the signal range. The first stage can be described simply: 
Comparators give the digital output: 
b=l when Yj>O, 
b=O whenYj<O. 
The simplified circuit of a building block is shown in Fig. 6. 
It is to be mentioned that this algorithm can be realized also by 
microwave-carrier (11), where the base band signal voltage is replaced by the 
carrier amplitude and the microwave-carrier phase subtitutes for the baseband 
signal polarity. 
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Conclusions 
Owing to the fact that we do not dispose over proper monolithic 
technology, we had to choose from the second group of the principles. 
Practical limitations of the settling-time of the operational amplifiers 
make the cascade converter unsuitable for very high-speed operation, however 
there are some solutions to improve performance (l0). 
The subranging method was chosen because it is functionally simple. The 
fundamental problem is the noise generated by the digital circuit. Practically 
ECL circuits have to be used in the logic part to avoid uncompensateable 
impulse noise in the analog lines. The solution of grounding and separation are 
the main developing problems. 
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